

Physical(ly) Unclonable Functions

An introduction to Intrinsic PUFs

Ingrid Verbauwhede

Slide courtesy: Roel Maes

COSIC – K.U.Leuven

Supported by:

IWT and 

Introduction

Goal of this talk → try to answer the question:

- **What is a PUF?**
- **What is its usage?**
- **Can we use it as an unclonable device identifier?**


- P.U.F.?
 - P.U.F. → *Physical Unclonable Function*
a physical function which is unclonable in every sense
 - P.U.F. → *Physically Unclonable Function*
a function which is unclonable in a physical sense

Introduction (cont.)

- Need for unique identification of devices or goods
 - Example: RFID tags
 - Secure storage of a key bit string (non volatile memory, battery backed up SRAM, fuses, etc.)
- Problem: personalization step during fabrication
 - Expensive, extra processing steps
 - Post-processing e.g. by blowing fuses
- Idea: use physical uniqueness of devices
- Idea: use CMOS process variations for this
 - Threshold voltage
 - Oxide thickness
 - Metal line shapes

Functional description of PUF

- (how crypto community sees it)
- PUF = (physical) function which is physically unclonable



- Very hard (“**impossible**”) to produce two PUFs with similar challenge-response behavior
- **Easy** to construct and evaluate a random PUF

Basic properties of PUF

Minimum requirements:

- For **two** random PUFs, difference between expected responses to **same** challenge, should be **large**
= manufacturing variability is 'large'
- For **single** random PUF, difference between two measured responses to **same** challenge, should be **small**
= noise, aging, temperature effects,... are limited
- For **single** random PUF, **uncertainty** about response to challenge is **large**, when one does not have access to this PUF instance

= unpredictability is large

Intrinsic PUFs

- Use inherent manufacturing variability present in CMOS fabrication
- Keep measured PUF responses inside chip
Useful for secure key storage!

Requirements:

- PUF + measurement circuit + post-processing inside chip
- Standard processing, no extra processing steps

Outline


- Introduction
- **A few examples of Intrinsic PUFs**
- PUF properties
- PUF applications
- Conclusion

First example: Arbiter PUF

Delay based intrinsic PUF



Arbiter PUF: basic operation

- Initial design [Lee et al, MIT 2004]
 - switch block: e.g. two muxes
 - arbiter: e.g. a latch or a flip-flop
 - n switch blocks $\rightarrow 2^n$ "different" delays



Arbiter PUF: experiments [Lee04]

- Results:
 - 10000 CRPs from 37 ASICs
 - 64-stage arbiter PUF



- Results on FPGA [Lee et al 04] : $\mu_{inter} = 1.05\%$, $\mu_{intra} = 0.3\%$

Arbiter PUF: analysis


- **delay \approx additive !**
 - leads to model-building attack (linear programming)
 - also machine-learning techniques (Artificial Neural Networks, Support Vector Machines, ...)
- **Attack results:**
 - *ASIC*: 3.55% prediction error with SVM trained with 5000 CRPs ($< \mu_{intra}$!!!)
 - *FPGA*: 0.6% prediction error with perceptron trained with 90000 CRPs
- **Extensions [Ozturk et al 2008]**
 - tri-state buffer based delay circuit \rightarrow comparable to switch-based
 - *Simulation*: prediction error $< 3\%$ for linear programming on 4000 CRPs
- **Conclusion:** (Improved) arbiter PUFs can be accurately modelled (= "cloned") from polynomial # known CRPs

Second example: Ring Oscillator PUF

Delay based Intrinsic PUF

Ring Oscillator PUF: basic operation

- Initial design [Gassend et al 2003]




- Compensation

- To eliminate (scaling) environmental influence



- One-bit compensation [Suh 2007]

- To avoid costly division






Ring Oscillator PUF: experiments

- Results [Suh2007]:

- measurements on 15 FPGAs, 1024 loops/FPGA and 1 out of 8 masking

$$\mu_{\text{inter}} = 46.15\%$$

$$\mu_{\text{intra}} = 0.48\% \text{ (with temp./volt. var.)}$$



Ring Oscillator PUF: analysis


- Modelling attacks?
 - same as arbiter PUFs for basic design
 - not for fixed delay circuit as in [Suh 2007]
 - but much less challenges!
 - [$N/2 < \#challenges < \log_2(N!)$]
 - inefficient area use

SRAM PUF

Memory based Intrinsic PUF

SRAM PUF: basic operation

- SRAM cell: (6T-CMOS)



- Which state right after power-up?
 - depends on physical *mismatch* between M_2 and M_4
 - power-up state = measure for *manufacturing variability*

Q	\bar{Q}
0	1
1	0

2 possible stable states
→ 1-bit storage

SRAM PUF: basic operation


- SRAM PUF
 - challenge** = SRAM address
 - response** = power-up state of addressed cell(s)

- Guajardo et al 2007

- SRAM on FPGA


- Holcomb et al 2007

- COTS SRAM
- SRAM on embedded micro-controller




SRAM PUF: experiments

- Results [Guarjado et al CHES 2007]
 - measurements on FPGA, 8190 bytes from different SRAM blocks
 - $\mu_{intra} = 3.57\%$, $\sigma_{intra} = 0.13\%$
 - $\mu_{inter} = 49.97\%$, $\sigma_{inter} = 0.3\%$



SRAM PUF: experiments

- Results [Holcomb, Burleson, Fu 2009]
 - measurements on two types of devices
 - COTS SRAM chip: 5120 64-bit blocks on 8 ICs
 - Embedded SRAM in μ C: 15 64-bit blocks on 3 ICs



Outline

- Introduction
- Examples of Intrinsic PUFs
- **PUF properties**
- PUF applications
- Conclusion

Quick overview

- Evaluatable: $y = \text{PUF}(x)$ is easy
- Unique: $\text{PUF}(x)$ contains some unique information
- Reproducible: $\text{PUF}()$ has only small error
- Unclonable: hard to make $\text{PUF}'(x)$ given $\text{PUF}(x)$
- Unpredictable: hard to find $y_N = \text{PUF}(x_N)$ given other x, y pairs
- One-way: given y and $\text{PUF}()$, cannot find x
- Tamper evident: tampering changes $\text{PUF}()$

KATHOLIEKE UNIVERSITEIT
LEUVEN

Compare PUF constructions

1. **OPT**
→ Optical PUF [P01][STO06]
 - Challenge = laser orientation
 - Response = Gabor hash of speckle pattern
2. **COAT**
→ Coating PUF [TSSVW06]
 - Challenge = sensor pair selection
 - Response = quantized capacitance measurement
3. **ARB**
→ Basic switch-based arbiter PUF [L04]
 - Challenge = switch-block delay setting
 - Response = one-bit arbiter decision
4. **FF-ARB**
→ Feed-forward arbiter PUF [L04]
 - Challenge = (reduced) switch-block delay setting
 - Response = one-bit arbiter decision
5. **LW-ARB**
→ Lightweight arbiter PUF [MKP08]
 - Challenge = pre-challenge to input-network
 - Response = one-bit XOR of arbiter decisions
6. **RO**
→ Basic switch-based ring oscillator PUF with division compensation [GCV02b][B03]
 - Challenge = switch-block delay setting
 - Response = ratio of two counter values
7. **1B-RO**
→ Inverter ring oscillator PUF with comparator compensation [SD07]
 - Challenge = oscillator pair selection
 - Response = one-bit comparator output
8. **SRAM/FF**
→ SRAM PUF [GKST07], flip-flop PUF [MTV08b]
 - Challenge = SRAM cell address
 - Response = one-bit power-up state of addressed cell
9. **LATCH/BUTTER**
→ Basic latch PUF [SHO07], butterfly PUF [KGMST08]
 - Challenge = latch/butterfly cell selection
 - Response = one-bit settling state of excited cell
10. **CPUF**
→ Controlled PUF [GCV02]
 - Challenge = pre-PUF hash input
 - Response = post-PUF hash output
11. **ID**
→ pre-programmed digital identifier
 - Challenge = ask identifier
 - Response = identifier value
12. **PK**
→ pre-programmed asymmetric private key
 - Challenge = random nonce
 - Response = signature on nonce
13. **TRNG**
→ true random number generator
 - Challenge = ask true random number
 - Response = "physically produced" true random number

GLSVLSI, Lausanne, May 3, 2011 23

KATHOLIEKE UNIVERSITEIT
LEUVEN

PUF properties table

	OPT	COAT	ARB	FF-ARB	LW-ARB	RO	1B-RO	SRAM/FF	LATCH/BUTTER	CPUF	ID	PK	TRNG
Eval.	✓ <small>Mechanical procedure</small>	✓ <small>Integrated (extra process)</small>	✓ <small>Integrated</small>	✓ <small>Integrated</small>	✓ <small>Integrated</small>	✓ <small>Integrated</small>	✓ <small>Integrated</small>	✓ <small>Integrated (+ power-up!)</small>	✓ <small>Integrated</small>	✓ <small>Integrated</small>	✓ <small>Very fast</small>	✓ <small>Computation</small>	✓
Unique	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	⚠ <small>If good RNG</small>	⚠ <small>If good RNG</small>	✓
Reprod.	✓	✓	✓	✓	✓	✓	✓	✓	✓	⚠ <small>If good ECC</small>	✓ <small>Perfect</small>	✓ <small>Perfect</small>	✗
Phys. Unclon.	✓	✓	✓	✓	✓	✓	✓	⚠ <small>If good PUF</small>	⚠ <small>If good PUF</small>	⚠ <small>If good PUF</small>	✗ <small>Copy ID</small>	✗ <small>Copy key</small>	✓
Math. Unclon.	✓	✗ <small>Full readout</small>	✗ <small>Modellable</small>	✗ <small>Modellable</small>	✗ <small>Modellable</small>	✗ <small>Modellable</small>	✗ <small>Full readout</small>	✗ <small>Full readout</small>	✗ <small>Full readout</small>	⚠ <small>If good hash</small>	✗ <small>Trivial</small>	✗ <small>private key</small>	✓
One-way	✓	✗ <small>Few challenges</small>	✗ <small>1-bit response</small>	✗ <small>1-bit response</small>	✗ <small>1-bit response</small>	⚠	✗ <small>1-bit response</small>	✗ <small>1-bit response</small>	✗ <small>1-bit response</small>	⚠ <small>If good hash</small>	✗ <small>Trivial</small>	✗ <small>Knows private key</small>	✓
Unpred.	✓	✓	⚠ <small>If $q \ll 5000$</small>	⚠ <small>If $q \ll 50000$</small>	⚠ <small>If $q \ll 50000$</small>	⚠ <small>If $q \ll 5000$</small>	✓	✓	✓	⚠ <small>If good hash</small>	✗ <small>Trivial</small>	✓ <small>If good crypto</small>	⚠ <small>If good TRNG</small>
Tamper Evident	✓	✓	⚠	⚠	⚠	⚠	⚠	⚠	⚠	⚠	✗ <small>No protection</small>	✗ <small>No protection</small>	⚠

GLSVLSI, Lausanne, May 3, 2011 24

Outline


- Introduction
- Examples of Intrinsic PUFs
- PUF properties
- **PUF applications**
- Conclusion

PUF Applications

- System identification
 - anti-counterfeiting
 - hardware binding
 - hardware metering (passive)
- Secret Key Generation
 - secure key storage
 - secure key distribution } → key-based crypto → ...
- Hardware Entangled Cryptography
 - side-channel resistance → provable physical security?

System Identification


- Very similar to biometrical identification systems



- Easy, fast, straightforward, but limited security
 - e.g. no authentication

Key Generation


- Integration of PUFs with *keyed* crypto primitives



- Key extraction
- “non-volatile” key storage in a “*non-digital*” way
 - key only digitally present when needed in crypto computation
→ no *long-term* digital storage required
- unique key material “*intrinsically*” present
 - no key programming step required
→ however, two-phase key generation: enrollment - reproduction

Hardware Entangled Cryptography

- Embedded integration of PUFs in crypto primitives



- Secret parameter = device-unique PUF behavior
 - no digital key present at any point
→ no digital key-storage required whatsoever
 - Basic complexity/cryptographic assumptions about PUFs are needed
- No digital key → constrains application scenarios!
- Topic of active research

Conclusion

- **“What is a PUF?”** is not an easy question
- We identified some *minimal requirements* which
 - ...are common to all known PUF constructions (exhaustively)
 - ..., but distinguish them from other primitives
- **“Which is the best PUF?”** is an even harder question
 - there are contradicting goals → trade-offs
 - application dependent
- Still many open questions...

For an extended reference list, see website Roel Maes:

<http://rmaes.ulyssis.be/pufbib.php>