

A Virtual Platform Environment for Exploring Power, Thermal and Reliability Management Control Strategies in High-performance Multicores

Andrea Bartolini[†],

Matteo Cacciari[†], Andrea Tilli[†], Matthias Gries[‡],
Luca Benini[†]

*University of Bologna, DEIS[†]
Italy*


*Intel Labs[‡]
Germany Microprocessor Lab*

a.bartolini, matteo.cacciari, andrea.tilli, luca.benini@unibo.it, matthias.gries@intel.com

Outline

- Introduction
- Simulation Strategy
- Virtual Platform
- Platform Characterization
- Control Development Cycle
- Case Study
- Conclusion

Today and Future Multicores



Today and Future Multicores

Technology scaling
High performance
requirements

High
power
densities

software

Spatial and temporal
workload variation

System integration
Costs

Limited
dissipation
capabilities

Resource Management solution:


on-line tuning of system performance and
temperature through closed-loop control
management policies

Leakage
current

Hot spots, thermal
gradients and cycles

Reliability lost,
Aging


Management Loop: Holistic view



Evaluation by Simulation

HW prototype and test-chips: accurate but expensive

- Long and complex development stage
- Limited introspection
- Incorrect control policy can lead to permanent HW damage




Key features :

- must **accurately simulate** the **entire system evolution** (program flow, data coherency conflicts, complex memory latency)
 - to avoid unrealistic simulation artifacts
 - to allow **evaluation of control solution** that **fits in the system**
- must **emulate** the **same performance knobs** and introspective **sensors** of real HW
- must **co-simulate** the **physical effects** we want the controller to be developed for
 - Power model, Thermal model, Reliability model
- allows **high-level control strategies co-simulation**
 - acting on virtual performance knobs / reacting on virtual introspective sensors

Simulator Strategy

Trace driven Simulator [1]:

- Not suitable for full system simulation (How to simulate O.S.?)
- loses information on cross-dependencies
→ resulting in degraded simulation accuracy



[1] P Chaparro et al. Understanding the thermal implications of multi-core architectures. 2007


Simulator Strategy

Trace driven Simulator [1]:

- Not suitable for full system simulation (How to simulate O.S.?)
- loses information on cross-dependencies
→ resulting in degraded simulation accuracy

Close loop simulator:

- Cycle accurate simulators [2] :
 - High modeling accuracy
 - support well-established power and temperature co-simulation based on analytical models and system micro-architectural knowledge
 - Low simulation speed
 - Not suitable for full-system simulation
- Functional and instruction set simulators:
 - allow full system simulation
 - less internal precision
 - less detailed input data → no micro-architectural analytical model
 - introduces the challenge of having accurate power and temperature physical models



[1] P Chaparro et al. Understanding the thermal implications of multi-core architectures. 2007

[2] Benini L. et al. MPARM: Exploring the multi-processor SoC design space with SystemC 2005

Contributions

Novel Virtual Platform:

- Allows *fast but physical accurate* simulation
 - Based on a **full-system** multicore **high-level functional** simulator (Virtutech Simics [1])
 - Integrates **Power** and **Thermal model** derived by **real HW characterization**
- Enables *fast control-algorithms prototyping, design* and *testing*:
 - Allowing **co-simulation** of **multicores** SoCs with high-level description of **control-algorithms** (Mathworks Matlab/Simulink [2])



Challenges:

- Identification, from **experiments** on a **real general-purpose multicore** platform, of **accurate**, but **component-oriented**, power and thermal **models**
- **Interfacing physical model** with functional **simulator engine**
- **Development** of a **co-simulation bridge** between the multicores simulator and Mathworks Matlab/Simulink.

[1] <http://www.virtutech.com/>

[2] <http://www.mathworks.com/>

Virtual Platform



Simics by Virtutech:

- full system functional simulator
- models the entire system: peripherals, BIOS, network interfaces, cores, memories
- allows booting full OS, such as Linux SMP
- supports different target CPU (arm, sparc, x86)
- x86 model:
 - in-order
 - all instruction are retired in 1 cycle
 - does not account for memory latency

Memory timing model



- RUBY – GEMS (University of Wisconsin)[1]
 - Public cycle-accurate memory timing model
 - Different target memory architectures
 - fully integrated with Virtutech Simics
 - written in C++
 - we use it as skeleton to apply our add-ons (as C++ object)

[1] Martin Milo M. K. et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset 2005

Virtual Platform

Performance knobs (DVFS) module:



- Virtutech Simics support frequency change at run-time
- RUBY does not support it:
 - does not have internal knowledge of frequency
- We add a new DVFS module to support it :
 - ensures L2 cache and DRAM to have a constant clock frequency
 - L1 latency scale with Simics processor clock frequency



Virtual Platform

Performance knobs (DVFS) module:



- Virtutech Simics support frequency change at run-time
- RUBY does not support it:
 - does not have internal knowledge of frequency
- We add a new DVFS module to support it :
 - ensures L2 cache and DRAM to have a constant clock frequency
 - L1 latency scale with Simics processor clock frequency



Virtual Platform

Power model module:


- At run-time estimate the power consumption of the target architecture
- Core model $P_T = [P_D(f, CPI) + P_S(T, VDD)] * (1 - \text{idleness}) + \text{idleness} * (P_{IDLE})$
- P_D experimentally calibrated analytical power model
- Cache and memory power – access cost estimated with CACTI [1]



[1] Thoziyoor Shyamkumar et al. A comprehensive memory modeling tool and its application to the design and analysis of future memory hierarchies. 2008

Power Model

Power model interface



Modeling Real Platform – Power

Real Power Measurement

- *Intel server system S7000FC4UR*
 - 16 cores - 4 quad cores Intel® Xeon® X7350, 2.93GHz
 - 16GB FBDIMMs
 - Intel® Core™ 2 Duo architecture
- *At the wall Power consumption*
 - test:
 - set of synthetic benchmarks with different memory pattern accesses
 - forcing all the cores to run at different performance levels
 - for each benchmark we extract the clocks per instruction metrics (CPI) and correlate it with the power consumption


$$P_D = k_A \cdot V_{DD}^2 \cdot f_{CK} + k_B + (k_C + k_D \cdot f_{CK}) \cdot CPI^{k_E}$$

- We relate the static power with the operating point by using an analytical model

Modeling Real Platform – Power

Real Power Measure

- Intel server system
 - 16 cores - 4 qu
 - 16GB FBDIMM
 - Intel® Core™
 - At the wall Power co
 - test:
 - set of syntl
 - forcing all t
 - for each be
- correlate it v





$$P_D = k_A \cdot V_{DD}^2 \cdot f_{CK} + k_B + (k_C + k_D \cdot f_{CK}) \cdot CPI^{k_E}$$

- We relate the static power with the operating point by using an analytical model

Virtual Platform


Temperature model module:

- we integrate our virtual platform with a thermal simulator [1]
- Input: power dissipated by the main functional units composing the target platform
- Output: Provides the temperature distribution along the simulated multicore die area as output




Thermal Model

- Methods to solve temperature




Modeling Real Platform– Thermal

- Thermal Model Calibration :
 - Derived from Intel® Core™ 2 Duo layout
 - We calibrate the model parameter to simulate real HW transient
 - High accuracy (error < 1%) and same transient behavior



silicon thermal conductivity	$150 \cdot \left(\frac{300}{T}\right)^{4/3} \text{ W/mK}$
silicon specific heat	$1.628e^{-12} \text{ J/um}$
silicon thickness	350um
copper thermal conductivity	400W/mK
copper specific heat	$3.55e^{-12} \text{ J/um } 3\text{K}$
copper thickness	2057um
elementary cell length	1312um
package-to-air conductivity	0.4K/W



<1%



Virtual Platform Performance

- Target:

- 4 core Pentium® 4
- 2GB RAM
- 32 KB private L1 cache
- 4 MB shared L2 cache
- Linux OS

- Host:

- Intel® Core™ 2 Duo
- 2.4 Ghz
- 2GB RAM

1 Billion instruction

**Simics +
Ruby:**

**Tsim =
1040 s**

**Simics +
Ruby +
DVFS:**

**Tsim =
1045 s**

**Simics +
Ruby +
DVFS +
Power:**

**Tsim =
1110 s**

**Compute
every 13us**

+ 7%

**Simics +
Ruby +
DVFS +
Power +
Thermal
interface:**

**Tsim =
1160 s**

**Simics +
Ruby +
DVFS +
Power +
Thermal
Model:**

**Tsim =
1240 s**

**68 cells
T = 100ns**

+ 19.2%

Mathworks Matlab/Simulink

- **Numerical computing environment** developed to design, implement and test numerical algorithms
- Mathworks Simulink – for **simulation of dynamic systems**: simplifies and speedups the development cycle of control systems
- **Can be called as a computational engine by** writing C and Fortran **programs** that use Mathworks Matlab's engine library
- Performance controller design - two intrinsic difficulties:
 - developing the control algorithm that optimizes the system performance
 - implementing it in the system




We allow a Mathworks Matlab/Simulink description of the controller to directly drive at run-time the performance knobs of the emulated system

Virtual Platform

Mathworks Matlab interface:

- New module named Controller in RUBY
- Initialization: starts the Mathworks Matlab engine concurrent process,
- Every N cycle - wake-up:
 - send the current performance monitor output to the Mathworks Simulink model
 - execute one step of the controller Mathworks Simulink model
 - propagate the Mathworks Simulink controller decision to the DVFS module






Virtual Platform

Mathworks Matlab interface:

- New module named Controller in RUBY
- Initialization: starts the Mathworks Matlab engine concurrent process,
- Every N cycle - wake-up:
 - send the current performance monitor output to the Mathworks Simulink model

CONTROL-STRATEGIES DEVELOPMENT CYCLE


1. Controller design done in Mathworks Matlab/Simulink framework
 - system represented by a simplified model
 - obtained by physical considerations and identification techniques
2. Set of simulation tests and design adjustments done in Simulink
3. Tuned controller evaluation with an accurate model of the plant done in the virtual platform
4. Performance analysis, by simulation the overall system



Case Study


System

- 4 core Pentium ® 4 • 4 MB shared L2 cache
- 2GB RAM
- 32 KB private L1 • Linux OS
- cache
- $T_{\text{THRESHOLD}} = 330^{\circ}\text{K}$ • 4 Temperature sensors
- $T_{\text{ENVIRONMENT}} = 300^{\circ}\text{K}$



1. Simulink model


- Low accuracy thermal model
 - one cell per core
 - Input: Core freq, CPI
 - Output: Core temperature
- Every core as a PI regulator:
 - find the K_p and K_i parameters imposing a phase margin and a crossing frequency in the Bode diagram



Case Study


System

- 4 core Pentium ® 4 • 4 MB shared L2 cache
- 2GB RAM
- 32 KB private L1 • Linux OS
- $T_{\text{THRESHOLD}} = 330^{\circ}\text{K}$ • 4 Temperature sensors
- $T_{\text{ENVIRONMENT}} = 300^{\circ}\text{K}$




1. Simulink model

- Low accuracy thermal model
- one cell per core



MATLAB Simulation of Regulated Cores Temperature





Cntr 0	Cntr 1	Cntr 2	Cntr 3
8.9439	13.7875	13.7875	13.9439
0.9840	0.9840	0.9840	0.9840

se margin and a crossing

Case Study

System

- 4 core Pentium® 4 • 4 MB shared L2 cache
- 2GB RAM
- 32 KB private L1 • Linux OS
- $T_{\text{THRESHOLD}} = 330^{\circ}\text{K}$ • 4 Temperature sensors
- $T_{\text{ENVIRONMENT}} = 300^{\circ}\text{K}$




2. Virtual Platform

- One controller for each core
- Three task in parallel -core 0,2,3
- Each task made up by three section:
 - Low CPI phase (CPU bounded)
 - High CPI phase (Memory bounded)
 - Idle (sleep)

	Cntr 0	Cntr 1	Cntr 2	Cntr 3
k_p	13.9439	13.7875	13.7875	13.9439
k_i	0.9840	0.9840	0.9840	0.9840

Case Study

Virtual platform – PI Controller



- Each task made up by three section:
 - Low CPI phase (CPU bound)
 - High CPI phase (Memory bound)
 - Idle (sleep)

Neighborhood effect

Conclusion

- We have presented a **novel virtual platform** for **efficiently designing, evaluating and testing** power, thermal and reliability **closed-loop resource management** solutions
- We create a **modular high-level simulation** platform for multicore systems
- **Models** for **power** dissipation and **thermal** dynamics, **compatible** with **high-level** instruction set **emulation**, derived from **real hardware characterization**
- We **enhance** the **performance controller design** and the **simulation** capability by allowing a **Mathworks Matlab/Simulink** description of the **controller** to **execute natively** as a new component of the **virtual platform**
- The **controller** directly drives the performance knobs of the **emulated system**.
- This brings to **an innovative controller development cycle** that **helps** the developer **in converging** to an **optimum “in the field” performance** control solution



ALMA MATER STUDIORUM
UNIVERSITÀ DI BOLOGNA